收藏 分享(赏)

专业术语解释.doc

上传人:fcgy86390 文档编号:7012393 上传时间:2019-04-30 格式:DOC 页数:45 大小:95.40KB
下载 相关 举报
专业术语解释.doc_第1页
第1页 / 共45页
专业术语解释.doc_第2页
第2页 / 共45页
专业术语解释.doc_第3页
第3页 / 共45页
专业术语解释.doc_第4页
第4页 / 共45页
专业术语解释.doc_第5页
第5页 / 共45页
点击查看更多>>
资源描述

1、- -1CPU3DNow!3D no waiting3DAAMAMD Analyst MeetingAMDABPAdvanced Branch PredictionACGAggressive Clock GatingAISAlternate Instruction SetALATadvanced load tableALUArithmetic Logic Unit-AluminumAGUAddress Generation UnitsAPCAdvanced Power ControlAPICAdvanced rogrammable Interrupt ControllerAPSAlternat

2、e Phase ShiftingASBAdvanced System BufferingATCAdvanced Transfer CacheATDAssembly Technology DevelopmentBBULBumpless Build-Up LayerBGABall Grid ArrayBHTbranch prediction tableBopsBillion Operations Per Second10/BPUBranch Processing UnitBPBrach PedictionBSPBoot Strap ProcessorBTACBranch Target Addres

3、s CalculatorCBGA (Ceramic Ball Grid Array)CDIP (Ceramic Dual-In-Line)Center Processing Unit UtilizationCFMcubic feet per minute/CMTcourse-grained multithreadingCMOSComplementary Metal Oxide SemiconductorCMOVconditional move instructionCISCComplex Instruction Set ComputingCLKClock CycleCMPon-chip mul

4、tiprocessorCMSCode Morphing Softwareco-CPUcooperative CPU-COBCache on boardCPUCODCache on DieCopper-CPGACeramic Pin Grid ArrayCPIcycles per instruction/CPLDComplex Programmable Logic DevicesCPUCenter Processing UnitCRTCooperative Redundant Threads-CSPChip Scale PackageCXTChooper eXTendK6-2K6-3Data F

5、orwardingdBdecibelDCLKDot ClockDCTDRAM ControllerDRAMDDTDynamic Deferred TransactionDecodeDIBDual Independent BusDMTDynamic Multithreading ArchitectureDPDual ProcessorDSMDedicated Stack ManagerDSMTDynamic Simultaneous MultithreadingDSTDepleted Substrate TransistorDTVDual Threshold VoltageDUVDeep Ult

6、ra-VioletEBGAEnhanced Ball Grid ArrayEBLelectron beam lithographyECEmbedded ControllerEDECEarly DecodeEmbedded ChipsEPAedge pin arrayEPFEmbedded Processor ForumEPLelectron projection lithographyEPMEnhanced Power ManagementEPICexplicitly parallel instruction codeEUVExtreme Ultra VioletEUVextreme ultr

7、aviolet lithographyFADDFloationg Point AdditionFBGAFine-Pitch Ball Grid ArrayFBGAflipchip BGABGAFC-BGAFlip-Chip Ball Grid ArrayFC-LGAFlip-Chip Land Grid ArrayFC-PGAFlip-Chip Pin Grid ArrayFDIVFloationg Point DivideFEMMSFast Entry/Exit Multimedia State/FFTfast Fourier transformFGMFine-Grained Multith

8、readingFIDFIDFrequency identifyFIFOFirst Input First OutputFISCFast Instruction Set Computerflip-chipFLOPsFloating Point Operations Per Second/FMTfine-grained multithreadingFMULFloationg Point MultiplicationFPRsfloating-point registersFPUFloat Point UnitFSUBFloationg Point SubtractionGFDGold finger

9、DeviceGHCGlobal History CounterGTLGunning Transceiver Logic-GVPPGeneric Visual Perception ProcessorHL-PBGA: ,HTTHyper-Threading TechnologyHzhertzIAIntel ArchitectureIAAIntel Application AcceleratorICUInstruction Control UnitIDidentifyIDFIntel Developer ForumIEUInteger Execution UnitsIHSIntegrated He

10、at SpreaderILPInstruction Level ParallelismIMM: Intel Mobile Module, Instructions CacheInstruction ColoringIOPsInteger Operations Per Second/IPCInstructions Per Clock Cycle/ISAinstruction set architectureISDinbuilt speed-throttling deviceITCInstruction Trace CacheITRSInternational Technology Roadmap

11、 for SemiconductorsKNIKatmai New InstructionsKatmaiSSELatencyLDTLightning Data TransportLFULegacy Function UnitLGAland grid arrayLN2Liquid NitrogenLocal InterconnectMACmultiply-accumulatemBGA (Micro Ball Grid Array)nmnamometer/MCAmachine check architectureMCUMicro-Controller UnitMCTMemory Controller

12、MESIModified, Exclusive, Shared, InvalidMFMicroOps Fusionmmmicron metricMMXMultiMedia ExtensionsMMUMultimedia UnitMMUMemory Management UnitMNmodel numbersMFLOPSMillion Floationg Point/SecondMHzmegahertzmilPCB L1 mil = MIPSMillion Instruction Per Second/MOESIModified, Owned, Exclusive, Shared or Inva

13、lidMOFMicro Ops FusionMopsMillion Operations Per Second/MPMulti-ProcessingMPFMicro processor ForumMPUMicroprocessor UnitMPSMultiProcessor SpecificationMSRsModel-Specific RegistersMSVMultiprocessor Specification VersionNAOCno-account OverClockNINon-IntelNOPno operationNRENon-Recurring Engineering cha

14、rgeMOBGAOrganic Ball Grid ArralOCPLOff Center Parting LineOLGAOrganic Land Grid ArrayOoOOut of OrderOPCOptical Proximity CorrectionOPGAOrganic Pin Grid ArrayOPNOrdering Part NumberPATPerformance Acceleration TechnologyPBGAPlastic Pin Ball Grid ArrayPDIP (Plastic Dual-In-Line)PDPParallel Data Process

15、ingPGAPin-Grid Array,PLCC (Plastic Leaded Chip Carriers)Post-RISCRISCRISCPRPerformance RatePIBProcessor In a BoxPMPseudo-MultithreadingPPGAPlastic Pin Grid ArrayPQFPPlastic Quad Flat PackagePSNProcessor Serial numbersQFPQuad Flat PackageQSPSQuick Start Power StateRASReturn Address StackRAWRead after

16、 WriteREERapid Execution EngineRegister ContentionRegister PressureRegister RenamingRemarkResource contentionRetirementRISCReduced Instruction Set ComputingROBRe-Order BufferRSEregister stack engineRTLRegister Transfer LevelD“QwZNSC242242-contact slot connector242SESpecial EmbeddedSECSingle Edge Con

17、nectorSECCSingle Edge Contact CartridgeSEPPSingle Edge Processor PackageShallow-trench isolationSIMDSingle Instruction Multiple DataSiO2FFluorided Silicon OxideSMISystem Management InterruptSMMSystem Management ModeSMPSymmetric Multi-ProcessingSMTSimultaneous multithreadingSOISilicon-on-insulatorSOI

18、C (Plastic Small Outline)SONCSystem on a chipSPGAStaggered Pin Grid ArraySPECSystem Performance Evaluation CorporationSQRTSquare Root CalculationsSRQSystem Request QueueSSEStreaming SIMD ExtensionsSFFSmall form FactorSSSpecial SizingSSPSlipstream processingSSTSpecial Sizing TechniquesSSOP (Shrink Pl

19、astic Small Outline)STCSpace Time ComputingSuperscalarTAPTest Access PortTBGATie Ball Grid ArrayTCP: Tape Carrier Package,TDPThermal Design PowerThroughputTLBTranslate Look side BuffersTLPThread-Level ParallelismTMPThreaded Multi-PathTPITrue Performance Initiative/index/TQFP (Thin Plastic Quad Flat

20、Pack)TrcRow Cycle Time-TrDTransistor DensityTSOPThin Small Outline PlasticUSWCUncacheabled Speculative Write CombinationVALUVector Arithmetic Logic Unit-VFSDVertex Frequency Stream DividerVIDVIDVoltage identifyVLIWVery Long Instruction WordVPUVector Permutate UnitVPUvector processing unitsMMXSSESIMD

21、VSAVirtual System ArchitectureVTFVIA Technical ForumXBarCrossbar-XPExperienceXPExtra performanceXPeXtreme PerformanceTFTTiny Fin Technology23GIOThird Generation Input/OutputACRAdvanced Communications RiserADIMMadvanced Dual In-line Memory ModulesAGTL+Assisted Gunning Transceiver Logic-AHCIAdvanced H

22、ost Controller InterfaceAIMMAGP Inline Memory ModuleAGPAMRAudioModem RiserAHAAccelerated Hub ArchitectureAOIAutomatic Optical InspectionAPUAudio Processing UnitARFAsynchronous Receive FIFOASFAlert Standards ForumASK IRAmplitude Shift Keyed Infra-RedATAdvanced TechnologyATXAT ExtendATBIOSBasic Input/

23、Output System/CNRCommunication and Networking RiserCSACommunication Streaming ArchitectureCSEConfiguration Space EnableCOASTCache-on-a-stickDASPDynamic Adaptive Speculative Pre-ProcessorDB: Device BayDMIDesktop Management InterfaceDOTDynamic Overclocking TechnonlogyDPPdirect print Protocol-DRCGDirec

24、t Rambus clock generatorRAMBUSDVMTDynamic Video Memory TechnologyEEconomy-Entry-levelEBExpansion BusEFIExtensible Firmware InterfaceEHCIEnhanced Host Controller InterfaceEISAEnhanced Industry Standard ArchitectureEMIElectromagnetic InterferenceESCDExtended System Configuration DataESREquivalent Seri

25、es ResistanceFBCFrame Buffer CacheFireWireIEEE1394FlexATXFlexibility ATXATXFSBFront Side BusFWHFirmware HubGBGaribaldiGaribaldiATXWTXGMCHGraphics & Memory Controller HubGPAGraphics Performance AcceleratorGPIsGeneral Purpose InputsGTL+Gunning Transceiver Logic-HDITHigh Bandwidth Differential Intercon

26、nect TechnologyHSLBHigh Speed Link BusHTHyperTransportI2CInter-ICI2CInter-Integrated CircuitIAInstantly AvailableIBASESIntel Baseline AGP System Evaluation SuiteAGPICintegrate circuitICHInput/Output Controller Hub/ICH-SICH-Hance RapidsICHICPIntegrated Communications ProcessorIHAIntel Hub Architectur

27、eHubIMBInter Module BusINTINInterrupt InputsIPMATIntel Power Management Analysis ToolIRinfrared rayIrDAinfrared rayISAIndustry Standard ArchitectureISAinstruction set architectureK8HTBK8 HyperTransport BridgeK8LSILarge Scale IntegrationLPCLow Pin CountMACMedia Access ControllerMBAmanage boot agentMCMemory ControllerMCAMicro Channel ArchitectureMCHMemory Controller HubMDCMobile Daughter CardMIIMedia Independent InterfaceMIOMedia I/O/MOSFETmetallic oxide s

展开阅读全文
相关资源
猜你喜欢
相关搜索
资源标签

当前位置:首页 > 企业管理 > 管理学资料

本站链接:文库   一言   我酷   合作


客服QQ:2549714901微博号:道客多多官方知乎号:道客多多

经营许可证编号: 粤ICP备2021046453号世界地图

道客多多©版权所有2020-2025营业执照举报