收藏 分享(赏)

积体电路封装制程简介.pdf

上传人:weiwoduzun 文档编号:1767137 上传时间:2018-08-22 格式:PDF 页数:18 大小:278.56KB
下载 相关 举报
积体电路封装制程简介.pdf_第1页
第1页 / 共18页
积体电路封装制程简介.pdf_第2页
第2页 / 共18页
积体电路封装制程简介.pdf_第3页
第3页 / 共18页
积体电路封装制程简介.pdf_第4页
第4页 / 共18页
积体电路封装制程简介.pdf_第5页
第5页 / 共18页
点击查看更多>>
资源描述

1、e fY W JY - Y 9? d6e e-FBEGSBNF d+ ZY*$e $IJQ“ $IJQ#$)*1$)*11$#*OUFSDPOOFDUJPO fY fY *$ za.Y Nx5 Q*$ d6*$ z s *$IJQHumidity_ESDHeatTransfer zf z 4JOHMF$IJQ1BDLBHF 4$1 z .VMUJDIJQ .PEVMF .$. W ( e b 1JO5ISPVHI)PMF 15) & 9 4VSGBDF.PVOU5FDIOPMPHZ 4.5e|PCB|(a) PTH(b) SMDPCB W ( )FSNFUJD1BDLBHF _ V1HZ& Z

2、 ? CBTF V SBNF D Z zCBTF$BWJUZ 9 Y Z z V _ j -JE eee*$IJQ WV ? V ? z z zz C Cz 9z 9_ee Q Qe e ( )FSNFUJD1BDLBHF _ V1H W 1MBTUJD1BDLBHF _ V1HZ& Z z 9VY1BEj Z z_ V %| Zz eee*$IJQ W 1MBTUJD1BDLBHF _ V1H z 9z 9 e e z z _ee_ W 1MBTUJD1BDLBHF _ “ ?Z& Z z 9#5 ?Y1BEj Z z_8 %| Zz e “e W 1MBTUJD1BDLBHF _ “ ?

3、z 9z 9 _e e z z _ “ “e ye y z (Chip Scale) W Package Perimeter 1.2 x Die Perimeter Package Area 1.5 x Die AreaPackageCSP is only a Definition, Not a Technology!CHIP z (Chip Scale)YFlip Chip(On Board)SizeWeightHigh I/O CountElectrical PerformanceSurface MountPackageStandardsTest & Burn-InReworkableAl

4、pha ProtectedExisting InfrastructureMechanical ProtectionCSP z (Chip Scale)Yu LFBGAChipOver Molded Au WireSolder Ball Cu TracesLaminatesubstrateVia TFBGAOver Molded Au WireSolder BallCu TracesLaminate substrate z (Chip Scale)YuSolder BallPolyimide FilmIntegrated CircuitCompliant LeadCompliant Materi

5、al BGA (TESSERA Pattern) z (Chip Scale)Yu Flip ChipSmallest Possible Package Highest package density Shrink of component dimension Used in portable electronics, medical devices, etc.Most Efficient Use of SiliconPractical Assembly of extremely High I/Os Low inductance Highest processor speeds Utilize

6、d in latest generation of processors Direct thermal pathHighest PerformanceICSubstrateSolderSoldering BumpSoldering Ball z (Chip Scale)Yu SNAP CSPScore Line Bottom SideScore Line High Electrical Performance High 2nd Level ReliabilityPKG CTE close to PWB Fine Design Rule & Flexible Assembly Easiness Low Dielectric Constant (Low ) Low Resistance (Low R) z (Chip Scale)Yu Stack Die Development (Same Die Size) Feature Exchange Wire Bonding LoopMode From Bump Bonding to New Loop Mode “M” Loop andthe Loop High Could Control at41mil. Bump BondElastomerGold WireSubstrateSolder BallCompoundDie 2Die 1

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 企业管理 > 经营企划

本站链接:文库   一言   我酷   合作


客服QQ:2549714901微博号:道客多多官方知乎号:道客多多

经营许可证编号: 粤ICP备2021046453号世界地图

道客多多©版权所有2020-2025营业执照举报