1、5 5 4 4 3 3 2 2 1 1 D D C C B B A A Note: Use BCLK as clock source instead of MCLK CMA-4544PF-W CMA-4544PF-W IOVDD_1V8_MIC VDD_2V8_LDO AVDD_MIC VDD_1V8_LDO IOVDD_1V8_MIC AVDD_MIC IOVDD_1V8_MIC AUD_CLK_1V8_CC P3 AUD_FSYNC_1V8_CC P3 AUD_IN_1V8_CC P3 AUDIO_nRESET_1V8_5229 P2 I2C_SDA_1V8_5229 P2 I2C_SCL
2、_1V8_5229 P2 Size EDGE No Rev Page of Title Drawn By Designer Layout Approval Date BT-MSP-AUDSOURCE Monday, April 07, 2014 1 4 B 1.1 Zahid Haq 6576620 Prashantha, Zahid Miguel Sanchez Size EDGE No Rev Page of Title Drawn By Designer Layout Approval Date BT-MSP-AUDSOURCE Monday, April 07, 2014 1 4 B
3、1.1 Zahid Haq 6576620 Prashantha, Zahid Miguel Sanchez Size EDGE No Rev Page of Title Drawn By Designer Layout Approval Date BT-MSP-AUDSOURCE Monday, April 07, 2014 1 4 B 1.1 Zahid Haq 6576620 Prashantha, Zahid Miguel Sanchez C54 1.0uF 6.3V TP11 R36 0R C56 1.0uF 6.3V R37 0R J37 MIC2 2 2 1 1 R16 2.7K
4、 C53 0.1uF 6.3V R39 10K U12 TLV320ADC3101 BCLK 1 WCLK 2 DOUT 3 nRESET 4 MICBIAS1 5 IN3L 6 IN2L 7 IN1L 8 AVSS 9 AVDD 10 IN1R 11 IN2R 12 SDA 18 SCL 17 I2C_ADR1 16 I2C_ADR0 15 MICBIAS2 14 IN3R 13 MCLK 24 DVSS 23 DVDD 22 IOVDD 21 GPIO2 20 GPIO1 19 EPAD 25 C61 0.47uF J30 AVDD_MIC 1 2 J32 1 2 R20 2.2K J35
5、 1 2 J39 PHONOJACK STEREO-15 1 2 3 4 5 J36 1 2 J34 1 2 C55 0.1uF 6.3V TP7 J31 IOVDD_MIC 1 2 J33 1 2 C51 0.1uF 6.3V J29 HEADER 1 1 J28 MIC1 2 2 1 1 R17 2.7K C52 1.0uF 6.3V C60 0.47uF TP8 R19 2.2K5 5 4 4 3 3 2 2 1 1 D D C C B B A A VOL_DOWN VOL_UP PAUSE_PLAY PREVIOUS NEXT DECOUPLING CAPS, AS CLOSE AS
6、POSSIBLE TO MSP430 MSP430 RESET CAPTOUCH SENSORS MSP430 HOST 2 pos SW to select FET or LDO PWR MSP_ACLK_3V3 JTAG SENSE 2mA 2mA Label Pin 1 2mA SMCLK_5229 CB0 CBOUT CB1 CB2 DVIO_1V8_5229 VCC_5229 VCC_5229 DVIO_1V8_5229 VCC_5229 TEST/SBWTCK_5229 nRST/SBWTDIO_5229 TCK_5229 TMS_5229 TDI_5229 TDO_5229 nR
7、ST/SBWTDIO_5229 TCK_5229 TMS_5229 TDI_5229 TDO_5229 TEST/SBWTCK_5229 DVIO_1V8_5229 VCC_5229 VCORE VCORE VCC_5229 nRST/SBWTDIO_5229 CBOUT CB0 CB1 CB2 DVIO_1V8_5229 LED1 LED2 LED1 LED2 JTAG_PWR_3V3 JTAG_PWR_3V3 VCC_5229 DVIO_1V8_5229 LED3 LED3 VDD_1V8_LDO VDD_2V8_LDO AUDIO_nRESET_1V8_5229 P2,3 I2C_SDA
8、_1V8_5229 P2,3 I2C_SCL_1V8_5229 P2,3 SLOW_CLK_1V8_CC P2,3 HCI_RX_1V8_CC P2,3 HCI_TX_1V8_CC P2,3 HCI_RTS_1V8_CC P1,2 HCI_CTS_1V8_CC P1,2 nSHUTDOWN_1V8_CC P1,2 Size EDGE No Rev Page of Title Date BT-MSP-AUDSOURCE Monday, April 07, 2014 2 4 B 1.1 6576620 Size EDGE No Rev Page of Title Date BT-MSP-AUDSO
9、URCE Monday, April 07, 2014 2 4 B 1.1 6576620 Size EDGE No Rev Page of Title Date BT-MSP-AUDSOURCE Monday, April 07, 2014 2 4 B 1.1 6576620 R15 470R C39 1.0uF 6.3V D2 YLW 1 2 C46 12pF 50V S4 ScanSW DNI S0 A0 S1 1 S2 2 S3 3 J6 1 2 R32 75k Y2 32.768KHz IN 1 OUT 2 D5 GRN 1 2 J15 DEBUG 1 2 EPAD U10 MSP4
10、30F5229IRGCR P6.0/CB0 1 P6.1/CB1 2 P6.2/CB2 3 P6.3/CB3 4 P6.4/CB4 5 P6.5/CB5 6 P6.6/CB6 7 P6.7/CB7 8 P5.0 9 P5.1 10 AVCC 11 P5.4/XIN 12 P5.5/XOUT 13 AVSS 14 DVCC 15 DVSS 16 VCORE 17 P1.0 18 P1.1 19 P1.2 20 P1.3 21 P1.4 22 P1.5 23 P1.6 24 P1.7 25 DVIO 40 DVSS_2 39 P2.0 26 P2.1 27 P2.2 28 P2.3 29 P2.4
11、 30 P2.5 31 P2.6 32 P2.7 33 P3.4/UCA0RXD 38 P3.3/UCA0TXD 37 P3.2 36 P3.1/UCB0SCL 35 P3.0/UCB0SDA 34 P4.7 48 P4.6 47 P4.5/PM_UCA1RXD 46 P4.4/PM_UCA1TXD 45 P4.3 44 P4.2 43 P4.1 42 P4.0 41 P7.4 53 P7.3 52 P7.2 51 P7.1 50 P7.0 49 TEST/SBWTCK 59 P5.3 58 P5.2 57 nRST/NMI 56 BSLEN 55 P7.5 54 nRSTDVCC/SBWTD
12、IO 64 PJ.3/TCK 63 PJ.2/TMS 62 PJ.1/TDI 61 PJ.0/TDO 60 DVSS_3 65 C41 470nF 6.3V J17 HEADER 1 1 R11 18K J2 MSP430 JTAG 1 3 5 7 9 2 4 6 8 10 12 14 11 13 Electrodes DNI pad1 1 pad2 2 pad3 3 R12 47K R31 75k R28 47K R6 470R C44 2.2nF C43 2.2nF R33 75k C47 12pF 50V S1 BUTTON 1 1 2 2 D3 RED 1 2 R7 470R C37
13、10uF S3 POS 2 SW 1 1 2 2 3 3 4 4 5 5 6 6 J5 VDD_1V8 1 2 R10 10K5 5 4 4 3 3 2 2 1 1 D D C C B B A A CC256x HCI Class 1.5 capable Bluetooth device CC256xQFN LEAVE TP TODO: HCI_TX_1V8_CC DCLO CLO ALO SLO UBAL5 BT_RF BT_RF_IN RF_ANT ANT DIG_LDO_OUT MLDO_OUT VBAT_CC VIO_1V8_CC VBAT VBAT_CC VDD_1V8_LDO VI
14、O_1V8_CC HCI_CTS_1V8_CC P1,2 HCI_RTS_1V8_CC P1,2 HCI_TX_1V8_CC P1,2 HCI_RX_1V8_CC P1,2 AUD_CLK_1V8_CC P1,2 AUD_FSYNC_1V8_CC P1,2 nSHUTDOWN_1V8_CC P1,2 SLOW_CLK_1V8_CC P2 AUD_IN_1V8_CC Size EDGE No Rev Page of Title Date BT-MSP-AUDSOURCE Friday, March 07, 2014 3 4 B 1.1 6576620 Size EDGE No Rev Page
15、of Title Date BT-MSP-AUDSOURCE Friday, March 07, 2014 3 4 B 1.1 6576620 Size EDGE No Rev Page of Title Date BT-MSP-AUDSOURCE Friday, March 07, 2014 3 4 B 1.1 6576620 R34 0R C25 0.47uF 6.3V C28 0.1uF 6.3V R26 0R J12 VIO_1V8_CC 1 2 G G Y1 26MHz 8pF 1 3 4 2 EPAD U5 CC2560RVM HCI_TX A33 HCI_RX A26 HCI_R
16、TS A32 HCI_CTS A29 AUD_FSYNC A35 AUD_CLK B32 AUD_IN B34 AUD_OUT B33 SLOW_CLK_IN A25 FREFP B4 FREFM A4 CLK_REQ_OUT A14 nSHUTD A6 TX_DBG B24 DIG_LDO_OUT_1 A2 DIG_LDO_OUT_2 A3 DIG_LDO_OUT_3 B15 DIG_LDO_OUT_4 B26 DIG_LDO_OUT_5 B27 DIG_LDO_OUT_6 B35 DIG_LDO_OUT_7 B36 DCO_LDO_OUT A12 CL1.5_LDO_OUT A7 ADCP
17、PA_LDO_OUT A8 SRAM_LDO_OUT B1 MLDO_OUT_1 A5 BT_RF B8 VDD_IO_1 A17 CL1.5_LDO_IN B6 MLDO_IN B5 MLDO_OUT_4 B7 MLDO_OUT_3 B2 MLDO_OUT_2 A9 VDD_IO_2 A34 VDD_IO_3 A38 VDD_IO_4 B18 VDD_IO_5 B19 VDD_IO_6 B21 VDD_IO_7 B22 VDD_IO_8 B25 VSS_1 A24 VSS_2 A28 VSS_3 EPAD VSS_DCO B11 VSS_FREF B3 NC_1 A1 NC_2 A10 NC
18、_4 A18 NC_3 A11 NC_6 A20 NC_8 A22 NC_5 A19 NC_7 A21 NC_13 A40 NC_10 A27 NC_12 A31 NC_15 B10 NC_14 B9 NC_16 B16 NC_9 A23 NC_11 A30 NC_17 B17 NC_18 B20 NC_19 B23 NC_24 A37 NC_20 A13 NC_23 A36 NC_21 A15 NC_25 A39 NC_22 A16 NC_31 B31 NC_28 B14 NC_27 B13 NC_30 B30 NC_29 B29 NC_26 B12 NC_32 B28 C17 0.1uF
19、6.3V C30 0.1uF 6.3V C20 1.0uF 6.3V R29 0R C31 22pF 25V C35 0.1uF 6.3V SHLD1 DNI G1 1 G2 2 G3 3 G8 8 G4 4 G5 5 G6 6 G7 7 R27 0R R35 0R ANT1 DNI,Copper Antenna on PCB FEED 1 G1 3 G2 2 P3 COAXIAL TEST PORT DNI 2A 1 2B R25 0R J23 HEADER 1 1 C27 0.1uF 6.3V J11 VBAT_CC 1 2 FL1 2.45GHz LFB212G45SG8C341 4 3
20、 2 1 J18 HEADER 1 1 C22 12pF 50V R30 0R DNI C21 1.0uF 6.3V C23 12pF 50V C29 0.1uF 6.3V C26 0.47uF 6.3V5 5 4 4 3 3 2 2 1 1 D D C C B B A A 4V2 - 3V0 POWER SUPPLY 2 pos switch 200mA charge current High - 500mA Low - ISET Float = 100mA VDD_1V8_LDO VDD_2V8_LDO VBAT USB_5V USB_5V Size EDGE No Rev Page of
21、 Title Date BT-MSP-AUDSOURCE Friday, March 07, 2014 4 4 B 1.1 6576620 Size EDGE No Rev Page of Title Date BT-MSP-AUDSOURCE Friday, March 07, 2014 4 4 B 1.1 6576620 Size EDGE No Rev Page of Title Date BT-MSP-AUDSOURCE Friday, March 07, 2014 4 4 B 1.1 6576620 C24 1.0uF 6.3V R13 0R J22 VBAT 1 2 J26 AA
22、BAT HEADER + 1 NC 2 - 3 R3 2.7K C33 1.0uF 6.3V J14 ISET2 1 2 U8 TLV7101828DSER EN1 1 IN 2 EN2 3 OUT1 6 OUT2 5 GND 4 J13 BATT_CHG 1 2 C45 1.0uF 6.3V R4 1.5K D1 ORN 1 2 R5 2.0K C32 1.0uF 6.3V U9 BQ24055DSST IN 1 ISET 2 VSS 3 PRETERM 4 D+ 5 nPG 6 OUT 12 TS 11 nCHG 10 ISET2 9 D- 8 NC 7 13 13 D4 GRN 1 2
23、R9 1.5K R14 0R J4 USB Port VBUS 1 D- 2 D+ 3 NC 4 GND 5 G1 G1 G2 G2 G3 G3 G4 G4 J16 VBAT 1 2 J3 LI-POL BAT HEADER DNI POS 1 GND 2 C36 1.0uF 6.3V S2 POS 2 SW 1 1 2 2 3 3 4 4 5 5 6 6 R8 10KIMPORTANT NOTICE FOR TI REFERENCE DESIGNS Texas Instruments Incorporated (“TI“) reference designs are solely inten
24、ded to assist designers (“Buyers”) who are developing systems that incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyers systems and
25、products. TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvemen
26、ts and other changes to its reference designs. Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTO
27、PPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination,
28、machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third par
29、ty under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI REFERENCE DESIGNS ARE PROVIDED “AS IS“. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIG
30、NS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGA
31、RD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECI
32、AL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYERS USE OF TI REFERENCE DESIGNS. TI reserves the right to make corrections, en
33、hancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is cu
34、rrent and complete. All semiconductor products are sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms and condition
35、s of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no lia
36、bility for applications assistance or the design of Buyers products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide adequate design and operating safeguards. Reproduction of
37、 significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation.
38、Information of third parties may be subject to additional restrictions. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any
39、 applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and
40、 take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyers safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With
41、such components, TIs goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar
42、life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use. Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applicat
43、ions or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyers risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specificall
44、y designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2014, Texas Instruments Incorporated
